Abstract: In this work, a hybrid method-based design of multiplierless two-channel filter bank has been proposed with a given stopband attenuation (A s ) and roll-off factor. Windowing method has been used for efficient design of a prototype filter with novelty of exploiting quantised coefficients in canonical sign digit (CSD) and factorised canonical sign digit (FCSD) space by merging the concept of particle swarm optimisation and artificial bee colony algorithm. The quantised filter coefficients are optimised by varying cut-off frequency such that the magnitude response of prototype filter is approximately reduced to 0.707 at quadrature frequency. The implemented filter is synthesised using target field programmable gate arrays XC3S500E-4-FG320 on Xilinx Spartan 3E starter board. The performances of designed prototype filter is compared with the earlier published works in terms of reconstruction error, amplitude distortion, slices, flip-flops, four-input lookup tables and adders. The synthesis results demonstrate that the significant reduction in hardware is achieved in term of adder gain. For filter order, N = 32, and word length 12, the adder gain achieved in CSD and FCSD is 41.77 and 43.07%, respectively, while for N = 30, it is 35.44% in CSD and 36.70% in FCSD, respectively.
Introduction
Since last few decades, the multirate filter banks have emerged as an attractive field of research due to their ability of decomposing a signal into different subbands or recombining different subbands into one signal. The basic type of filter bank is a two-channel filter bank, also known as quadrature mirror filter (QMF) bank, which is most widely used and preferred in numerous applications such as channel estimation, audio and video processing and smart antenna [1, 2] . The concept of QMF was initially introduced for decomposition of speech signal into subbands for elimination of aliasing distortion [3] . In QMF, input signal is divided into two subbands with parallel connected low-and high-pass filter followed by the decimator having factor 2:1 as shown in Fig. 1 . These decimated signals are fed as inputs to interpolator and filtered by the same set of low-and high-pass filters, and then recombined as reconstructed output signal [3] .
The earlier research was initially focused on design of a QMF; later on, efficient subband coders for audio and video signals have been developed [3] . For efficient design of QMF, several techniques based on linear optimisation [4] [5] [6] [7] [8] [9] , gradient-based techniques [10] [11] [12] and closed form method [13, 14] have been proposed. Recently, nature inspired evolutionary algorithms have become the promising approach for designing filter bank due to their multidimensional and multi-parametric strategy of solving a problem. Therefore, several authors have used these techniques such as genetic algorithm (GA) [15] , particle swarm optimisation (PSO) [16] , modified PSO [17] , quantum PSO [18] , memetic algorithm [19] , artificial bee colony (ABC) algorithm [20] , cuckoo search algorithm [21, 22] for designing two-and M-channel filter banks. The literature review reflects that these optimisation techniques are better option for designing multirate filter banks due to their efficiency of dealing linear and nonlinear multivariable problems with both equality and inequality constraint in random search space.
In several applications, it is needed to design the digital filters and filter banks such that they can satisfy the variety of design specifications in numerous applications along with efficient design structures realised in hardware. When the filter is synthesised, continuous filter coefficients are firstly quantised, and then represented in suitable binary form. Quantisation is needed in practical implementation of filter to restrict the length of continuous filter coefficients up to a favourable limit but this may even fail to meet the prescribed specifications of filters. The basic components involved in the implementation of digital filter or filter bank are adder and multiplier [23, 24] . Multipliers are the most power and area consuming elements than adders [25, 26] . These multipliers can be replaced by a simple adder and shifter, if suitable representation of coefficients is chosen. Canonical sign digit (CSD) number system was used for efficient representation of filter coefficients, which completely eliminates the multipliers from the circuit, and the circuit becomes multiplier less [24] [25] [26] . Another number system is factorized canonical sign digit (FCSD), which is a modified form of CSD, where the coefficients are represented in factor CSD form [23] [24] [25] [26] [27] . Quantisation causes filter to deviate from its idealistic response; and hence, the multiplier less circuit suffers from poor performance. Therefore, authors have used GA to get optimal value of quantised CSD represented filter coefficients to improve the filter performance [28, 29] . Recently, several authors have exploited differential evolution (DE), PSO, ABC, gravitational search algorithm and harmony search algorithm (HSA) for designing optimal digital filter banks [30, 31] . In these techniques, initially prototype filter coefficients were determined to satisfy perfect reconstruction (PR) using linear search optimisation, and then these coefficients after quantisation were optimised for minimising the complex objective function using different evolutionary techniques. Authors have proposed a new technique using meta-heuristic algorithms for non-uniform filter bank [32] . This was further modified using frequency response masking in [33] , while a new technique using modified HSA for continuously variable bandwidth sharp multiplier less finite impulse response (FIR) filters was proposed in [34] . Authors have exploited the linear programming and DE for designing digital filter bank and filter, respectively, in [35, 36] . The literature review on filter banks reflects that extensive work has been done towards designing of filter banks using continuous prototype filter coefficients by exploiting optimisation and non-optimisation techniques to achieve PR and desired filter bank characteristics. For realisation and implementation purpose, as discussed above, several techniques were reported in literature, in which continuous filter coefficients were quantised and encoded in CSD form, and further, these were optimised using evolutionary techniques. There is no technique available in the literature which can simultaneously optimise the quantised CSD or FCSD coefficients using single optimisation technique that yields PR. Therefore, in above context, this paper presents a hybrid PSO-based optimal design of a prototype filter for QMF in CSD and FCSD space with realisation of filter on field programmable gate array (FPGA). Proposed technique is more efficient than other existing techniques as instead of using complex objective function, simple objective function is used in which, quantised CSD and FCSD coefficients of prototype filter are computed at quadrature frequency using hybrid PSO. ABC and PSO have also been examined with the same design procedure for comparing the performance of proposed two-channel filter bank. Prototype filter designed by using above optimisation is realised on FPGA using Spartan 3E starter board target XC3S500E-4-FG320 device. Three different structures such as direct form, transformed and symmetric structures are synthesised for designed filter. Finally, an efficient symmetric structure is preferred to synthesise and represent the proposed optimised filter in CSD and FCSD form with reduced number of adder, slices, flip-flops and input lookup tables (LUTs).
Analysis of two-channel filter bank
In a two-channel QMF bank, the input signal x(n) is divided into two subbands using low-and high-pass analysis filters H 0 (z) and H 1 (z), respectively, as shown in Fig. 1 [3-8, 12, 14] . The reconstructed signal Y(z) at the output of a typical two-channel QMF bank is [3, 12, 14] 
where T(z) is the distortion transfer function defined as
and A(z) represents the aliasing distortion given as
By putting G 1 (z) = −H 0 (−z) and G 0 (z) = −H 1 (−z), in (3), the aliasing distortion is completely eliminated and transfer function T(z) becomes as [3] T
For PR, following equation must be satisfied [3] H 0 e jv 2 + H 0 e j(v−p) 2 = 1.
Window-based design of a filter is mostly preferred due to closed form expression with less computational complexity. In this proposed method, prototype filter of QMF bank is designed using windowing techniques such as Kaiser, Blackman, Cosh and Exponential windows [3-8, 12, 14] . The concept of roll-off factor (RF) is exploited to achieve overlapping between the adjacent channels. Generally, value of RF between 0 and 1 is taken which gives better performance and also determines the stopband edge frequency [8, 12, 14] . Detailed discussion on design of filter with window function and RF can be found in the references therein [3-8, 12, 14] .
3 Overview of CSD/FCSD representation and realisation of filter CSD is a ternary number representation, where the number is encoded as {1, 0 and −1} with minimum number of uniquely represented signed power of two terms (SPTs), unlike in signed digit number system, where given number is represented with distinct SPTs. Concept of CSD was initially introduced to improve the speed in arithmetic computation [23] [24] [25] [26] [27] . It has canonical property that every non-zero bits in CSD digits, i.e. {+1} and {−1} cannot be contiguous with each other, and thus, for given n-bit number, at most n/2 number of non-zero digits is present [23, 24] . As a result, for CSD representation, least numbers of non-zero digits are present which reduces the requirement of SPTs for representation of given number [23] [24] [25] . It is found that about 33% of SPTs are reduced, when CSD encoding scheme is used [23] [24] [25] . If x represents any fractional number, then in CSD space, it can be represented as [23] [24] [25] [26] [27] 
where S k is {1, 0, −1} and P k = 0, 1,…, L, M. Here, M represents a word length (WL), and L is the maximum number of non-zero digits [23] [24] [25] [26] [27] . In digital filters, adders and multipliers are the basic components used in realisation, where continuous filter coefficients are quantised into desirable bits, and then represented into SPTs. In CSD, multipliers are totally eliminated by realising them in terms of adders and shifters, circuit becomes multiplierless with minimal number of SPTs, and efficient realisation of filter is established that consumes less area and low power with reduced computation complexity [23] [24] [25] [26] [27] . FCSD is a modification of CSD, where factorised coefficients are taken in representation of filter with less number of adders [22-25, 35, 36] . In conversion of continuous coefficients to quantised CSD or FCSD coefficients, performance of filter is degraded due to quantisation effects. Therefore, efficient optimisation techniques are needed to enhance the performance of filter by mitigating these effects. Detailed study on CSD number system with look up tables can be found in references [23] [24] [25] [26] [27] and thereon. These filters are synthesised by using various platforms such as Xilinx and Cadence. Verilog and VHSIC hardware description language (VHDL) are preferred in implementation of digital filters over traditional approaches due to low cost, flexibility and easy realisation on target field programmable gate arrays (FPGAs) devices [3] . Structural representation of digital filter with basic building blocks is an important step in hardware or software implementation. The transfer function (H(z)) of a digital FIR filter is given as [3] 
Filter can be realised in distinct manner using various forms of structures. Efficiency of a structure depends upon how the fewer resources are utilised for synthesising the desired filter. Generally used structures are direct form, transposed form and symmetric form, as depicted in Figs. 2a-c, respectively [3] . In direct form structure, multiplier coefficients are precisely the coefficients of transfer function, while in transposed form structure, transpose of direct form structure is taken; and in symmetric form structure, symmetric property of a linear-phase FIR filter is exploited through which, number of multipliers are reduced to almost half of that in direct form implementations [3] .
Overview of swarm algorithms
Swarm algorithms are the nature's inspired optimisation algorithm based on intelligent behaviour of different species of swarms such as bird flocks, swarm of social insects, fish schooling and colony of bees [16-22, 37, 38] .
PSO algorithm
PSO is an evolutionary nature's inspired optimisation technique being used to solve the multidimensional problems in numerous fields. The concept of PSO was originally proposed in 1995, where the behaviour of bird flocking and fish schooling were studied and efficiently formulated into mathematical algorithm to illustrate the principle of algorithm significantly [16] [17] [18] 37] . In PSO, individual M particles are presented in D-dimensional space with certain positions and velocity, here number of particles represent the parameter to be optimised. The position of ith particle in a D-dimensional space can be expressed by representing each coordinate bounded to specified upper and lower boundaries i j and u j , respectively. Each particle is evaluated through its fitness function (cost function) for the correct position; and hence, position of particle is improved according to iterative updation. Modification in position is done on the basis of their current positions and current velocities as [16] [17] [18] 37 ]
whereas velocity is updated as
where V ij represents the velocity of ith particle in jth dimension at kth time step and r 1 and r 2 are the random generated numbers between 0 and 1. Constant c 1 is also known as cognitive coefficient, which defines the attraction towards its p best position, whereas social [3] coefficient c 2 determines the influence towards swarm, and w is the inertia weight [16] [17] [18] 37 ].
ABC algorithm
The concept of ABC algorithm was firstly introduced by Karaboga, based on the foraging behaviour of honey bees for solving multimodal and multidimensional problem [38] . In ABC, the food source N is defined in D-dimension, where number of dimension represents the parameters to be optimised. Then, food source positions are randomly initialised. The total generated solutions are expressed using N × D matrix. Consider S i = (S i1 , S i2 , …, S iD ), which exhibits the ith solution of population in D-dimension, [20] [21] [22] 37] . Initially, populations are generated using [37] 
where S min,j and S max,j show the lower and upper limit of jth dimension, respectively. Food source is assigned to employed bees to calculate the fitness function (nectar amount). Now, new food source (V i ,) is determined, using employed bee (S i ) from its current position to the neighbourhood position as [20] [21] [22] 37 ]
where f i, j is randomly selected number with range (1, −1), while range of k is (1, 2, …, N) and D is (1, 2, …, M ). Then, position with best fitness value is selected by comparison and assigned as a new population member. If the new position (solution) provides minimum value of objective function than previously obtained, then old position is replaced by new one. Similarly, onlooker bees also select the quality of food through comparison by means of probability in fitness function. This can be expressed as [20] [21] [22] 37] 
After selecting the food source S i by onlooker, modification in S i is done by (13) , and the onlooker bee also employs greedy selection. If optimum value of fitness function is not obtained in specified no of steps, called as 'limit', then the food source are abandoned and the bee becomes scout bee. Then, scout bee provides new solution of food source randomly [20] [21] [22] 37] . Procedure is repeated until the best solution representing improved value of objective function is obtained.
Hybrid optimisation method for two-channel filter bank
This hybrid method is based on joint approach of ABC and PSO. Originally, this concept of hybrid methodology was given by Rafi et al. and used in the design of multirate filter bank [11, 16] . Superiority of this algorithm lies on its search mechanism, which ensures the optimality of solution and saves from trapping in local minima. In this method, concept of limit (control parameter for generation of scouts) and trials (iterations) of scout bee from ABC are employed on the updated particles of PSO [11, 16] . When position of particles updated as according to PSO algorithm described in Section 4.1, for a given number of trials and within the limit defined in ABC algorithm given in Section 4.2, fails to have optimum value of fitness function in limit numbers of trial, then the position and velocity are replaced by particles having best solution (g best ) [11, 16] . In this way, population matrixes are updated according to velocity updation, after that values in velocity and position matrix are checked for limits. Finally, objective function is evaluated by using new population, and the quality of respective solutions is checked. During this procedure, if solution is not improved, then its current value is replaced by g best value, and the velocity corresponding to that unimproved solution is replaced by the current velocity corresponding to g best . In this way, the swarm is updated which exhibits the property of optimal point exploration that finally controls the solutions from trapping in local minima. However, the results obtained from these swarm-based techniques are not proved as global; therefore, average of 10 solutions has been taken as optimised results. In this paper, two-channel filter bank has been designed using this hybrid PSO method, which utilises the efficiency of PSO and ABC by designing optimal prototype filter, and then filter bank.
Problem formulation
In this hybrid method, particles are initialised with random velocity and position within the limit of passband edge frequency (ω p ) and stopband edge frequency (ω s ) as lower and upper limit calculated as [3, [6] [7] [8] [11] [12] [13] [14] 
and
Then, order of a prototype filter is estimated using A s , ω p and ω s [3, [6] [7] [8] [11] [12] [13] [14] ]
where
Here, particles represent the cut-off frequency (ω c ), which is used to design efficient prototype filter using window function, and the derived continuous filter coefficients are quantised and represented in CSD and FCSD form. These CSD and FCSD quantised filter coefficients are optimised such that the magnitude response of prototype filter approach to 0.707. For this purpose, an objective function is constructed as error between the magnitude response imaging (MRI) of a prototype filter H (e jπ/2 ) in ideal condition given by (20) and magnitude response (MRD) of designed filter at quadrature frequency.
Thus, the objective function is defined as Here, initially a prototype filter is designed using Kaiser window for a given specifications of stopband attenuation and channel overlapping; then the derived filter coefficients are quantised, and their magnitude response (MRD) at quadrature frequency is computed and compared with MRI. If this is comparable, then remaining filters are designed using this quantised prototype filter. 
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The proposed method designs multiplierless QMF that gives less RE in single optimisation. This procedure can be summarised into the following steps and flowchart as described in Fig. 3 .
Step 1: Specify the design specifications such as stopband attenuation (A s ) RF, N, ω s and ω p using (16)- (18) . Population size x i , iteration, limit and trials for scout bee.
Step 2: Set the parameters for optimisation algorithm, initialise population as x i and iteration. Here, population represents cut-off frequency taking randomly in the range of ω p and ω s as lower and upper limit, respectively.
Step 3: Employ window functions to calculate the coefficients of prototype filter. Convert it into the quantised filter coefficients and represent as CSD and FCSD.
Step 4: Evaluate the fitness function j for each value of x i from (21).
Step 5: Update velocity and particle using (10) and (11), respectively.
Step 6: Compare the fitness value of present fitness j (x i (t + 1)) with P best fitness j (x i (t)). If current value is better than the previous one, i.e. j (x i (t + 1)) < j (x i (t)), assign P best as present position and update g best . If previous value was better than current one, i.e. j (x i (t + 1)) > j (x i (t)), then increase trail counter by 1.
Step 7: Check whether counter is reached at maximum limit or not. If not, go to Step 9. If yes, replace velocity and position of particle, assign P best as present position and update g best .
Step 8: Check whether the tolerance is ≤j. If yes, design QMF bank and find optimised value of quantised coefficients and represent it into CSD and FCSD. If no, go back to Step 6 and follow the next steps.
Designed filter is also synthesised in FPGA. Spartan 3E starter board with XC3S500E-4-FG320 is taken for realisation of a prototype filter using Verilog. Firstly, different structures for proposed prototype filter are synthesised, i.e. direct form, transposed form and symmetric form, respectively [3] . Performance of these structures is compared in terms of slices, adder/substractor, number of flip-flop and LUTs. The detail description with device summery and performance is shown in Tables 1 and 2 . Slices give the information regarding area of utilisation, and also indicate the used number of slices out of given number of slices for the target FPGA used. Utilisation of Flip-flop shows the number of registers required, and LUTs is the look up tables. On the basis of observations and analytical facts in this paper, symmetric structure is chosen as efficient structure for realisation. While the application of CSD and FCSD makes filter multiplier less.
Results and discussions
Several design examples are included to demonstrate the efficiency of proposed algorithm in CSD and FCSD space. Performance parameters such as amplitude distortion, and reconstruction error (RE) computed using respective (22) and (23), are measured to compare and analyse the effectiveness of proposed method, while computation time is measured as central processing unit (CPU) time in seconds. Finally, based on these observations, in this paper, population size is kept at 50; maximum number of iterations has been chosen as 100.
Design examples
Example I: The prototype filter of a QMF has been designed with A s = 80 dB and RF = 0.65. The stopband edge frequency (ω s ) is computed by (18) , which is equal to 0.775π and (ω p ) is 0.5π. Using these values, N is estimated as 30.
Performance of the proposed filter using hybrid method is also examined for different WL such as 8, 10, 12, 14 and 16 as shown in Fig. 5a , while impact of different WL on the performance of designed filter on RE is depicted in Fig. 5b . It can be observed from Fig. 5 that WL = 8 gives worst performance, while WL 12 and 14 give comparable performance, while WL 16 provides almost same performance. So in this paper, WL of 14 and 12 is suggested as good choice for implementing filter using proposed methodology. The obtained results are also summarised in Table 3 .
The proposed optimal filter using hybrid method algorithm is also synthesised using Verilog in Spartan 3E XC3S500E target FPGA device. Three different structures: direct form, transposed form and symmetric form are synthesised for designing a filter as illustrated in design Example I. The obtained results are summarised in Table 4 .
From Table 4 , it is observed that the symmetric structure is an efficient structure for realising the proposed digital filter as it consumes less amount of slices and multipliers, when compared with direct and transposed form. Representation of proposed filter coefficients in CSD and FCSD eliminates the multiplier from the circuit, and circuit becomes multiplier less. This multiplierless circuit is synthesised using symmetric structure, and the results are summarised in Tables 5 and 6 . Similarly, Kaiser window has been used for designing QMF in FCSD space for different design specifications. The design results obtained are tabulated in Table 6a , while the design results obtained using other windows such as Blackman, Cosh and Exponential are listed in Table 7 .
The designed filter is implemented on Xilinx using Verilog, and the obtained results are summarised in Table 6 , in terms of slices, flip-flops and LUTs for the case of CSD and FCSD. In Table 4a , for different values of RF, orders of filter are calculated and finally two-channel filter bank is designed. It is evident from Table 6a that the proposed filter based on hybrid algorithm utilises less slices and LUTs, ∼344 slices and 770 LUTs, respectively. The best amplitude distortion obtained with this technique is 1.69 × 10 −3 for N = 144 and M = 8 with A s = 80. In Table 6b , performance of the proposed filter is compared in CSD and FCSD space in terms of hardware resources such as slices, LUTs registers, flip-flops and total numbers of adders/ substractor, and is also shown in Fig. 8 . It is observed that the −0.000125579104961639 −00000000000 100000000000 h(3) = h (28) 0.000477614559451155 00000000000+ 000000000001 h(4) = h (27) 0.000622780499123109 00000000000+ 000000000001 h(5) = h (26) −0.00252145586450629 000000000−0− 111111111011 h(6) = h (25) −0.00128701262054909 000000000−0+ 111111111101 h(7) = h (24) 0.00836836098311965 0000000+000+ 000000010001 h(8) = h (23) 0.000572533130657355 00000000000+ 000000000001 h(9) = h (22) −0.0212176414068199 00000−0+0+0+ 111111010101 h(10) = h (21) 0.00571505185658366 0000000+0−00 000000001100 h(11) = h (20) 0.0459520285038893 0000+0−000−0 000001011110 h(12) = h (19) 0.0280089646265064 00000−00+00− 111111000111 h(13) = h (18) 0.0987589219271596 000−0+00−0−0 111100110110 h(14) = h (17) 0.118178823282509 000+000−00+0 000011110010 h(15) = h (16) 0.472056431723514 0+000−00+00− 001111000111 number of slices, LUTs and adders are less in FCSD when compared with CSD. However, the total number of required registers (flip-flops) remains the same. The proposed method is also applicable for higher order filters, which has been tested for a prototype filter with higher order such as N = 100. For this case, AD = 6.03 × 10 −3 , RE = 8.145 × 10
and 120 numbers of adder are required for the implementation. It has been observed that, for higher orders filter also, number of adders and response of filter directly depends on size of WL.
Comparison with other methodologies
Comparison of the proposed methodology with other swarm-based techniques such as PSO and ABC is shown in Table 7 . Where prototype filter of a QMF has been designed with different value of N, A s and RF. It has been observed that the hybrid method outperforms among PSO and ABC algorithms with significant improvement in RE and amplitude distortions. In Table 8 , one example of designed filter has been tabularised for analysing the distributed SPTs for respective filter coefficients, the tabulatedand + signs show the number of SPTs here. Tables 9a and b consist of devise utilisation and performance summary of designed filter on FPGA. For this purpose, the generated file has been synthesised on Xilinx Spartan 3E target device. Performance of the proposed prototype is also compared with other methods [39] [40] [41] [42] [43] [44] . Results are compared and summarised in Table 10a . Reduction in number of adders is indicated by adder gain, computed as
Adder gain = Total adder − Calculated adder Total adder × 100.
From Table 10 , it can be observed that the multiplierless prototype filter in a two-channel filter bank designed by the hybrid technique with 12 bit of WL requires fewer amounts of adders: 46 with adder gain of 41.77%, while by FCSD, required number of adders are 45, with adder gain of 43%. In literature, for the design of a multiplier less two-channel filter bank, many techniques have been reported, where two separate optimisation methods have been used with complex objective function, which consumes large run time. While in the proposed method, single optimisation is employed that results in less computation time with significant improvement in amplitude distortion and RE. In Table 10b , performance of the proposed multiplier less filters considering more description of hardware resources for comparing the performance with other FPGA-based work is shown.
Conclusion
In this paper, an optimal design of a prototype filter for a two-channel filter bank is presented using hybrid PSO algorithm. The coefficients are quantised and optimised using single optimisation algorithm. Proposed prototype filter has also been synthesised in FPGA using target XC3S500E-4-FG320 device. Symmetric structure with WL 12 has been reported as good choice in realisation of the prototype filter. Several design examples with various window function using swarm-based techniques have also been examined for designing the prototype filter in CSD and FCSD space to further record the significance of proposed methodology. The performance of proposed hybrid method-based prototype filter is also compared with the existing algorithms, and it has been found that the designed prototype filter using hybrid method consumes less number of hardware resources and satisfies the desired frequency response characteristics. 
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